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Please check that this examination paper consists of SIX pages of printed material before
you begin the examination.
This paper contains SIX questions.
lnstructions: Answer FIVE (5) questions.
Answer to any question must start on a new page.
Distribution of marks for each question is given accordingly
All questions must be answered in English.
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i. Given a MOS transistor in a configuration as shown in Figure 1. Draw the small









Determine the voltage gain of the transistor amplifier circuit shown in Figure 2.
Assume Fuc = For = 100 . Vr = 26 mV and Vee = 0.7 V. Neglect all parasitic
elements in the small-signal equivalent circuit of the BJT in this amplifier circuit.
Neglect the base charging capacitance and the collector-base resistances.











Consider the B|CMOS amplifier shown in Figure 3. The BJT has Vse = 0'7 V and
p=200. The NMOS transistor has a threshold voltage Vt = 1V and
k,WL =ZmAlVz. Consider the DC bias circuit for this amplifier. Neglect the
basecurrentofQzindeterminingthecurrentinQr.FindtheDCbiascurrentsin




























(b) WL of MN1









ldentify the type of feedback in this circuit.
Find the expression of the loop gain.
Find the expression of the closed loop gain.
5. of 200 MHz. lf VDD is 2.5 V




(20 marks)6. Based on Figure 6, draw lX versus VIN
Figure 6
ooo0ooo
